FACULTY CV

Name of Faculty:	Dinesh Bhausaheb Borude		
Present Position :	Lecturer in Electronics Engineering		
Address:	Government Polytechnic, Nashik Samangaon Road, Nashik Road, Nashik (M.S.), Pincode: 422 101.		
Mobile No.:	-91- 9970398106		
E-Mail Id:	dinesh.borude@gmail.com		



Sr. No	Examination	Institute Name	Board/ University	% of Marks	Class Award
1.	B.E.(E&TC)	SRESCOE, Kopergaon	PUNE	62%	First class
2.	M.E.(Embedded Systems)	MIT,Aurangabad	BAMU	65%	First class
3.	PhD (Electronics and Telecommunication Engg.)	Matoshri COE	PUNE	Pursuing	

CAREER DETAILS:

Sr. No.	Organization	Designation	Duration	Work Done in Brief
1	Government Polytechnic, Nashik	Lecturer in Electronics Engineering	Dec 2009 to May 2019	Teaching and Administrative
2	Government Polytechnic, Khamgaon	Lecturer in Electronics Engineering	June 2019 to May 2023	Teaching and Administrative
3	Government Polytechnic, Nashik	Lecturer in Electronics Engineering	June 2023 to till date	Teaching and Administrative

COMPUTER SKILLS:

- 1. EDA Tools Xilinx, Express PCB Plus, Silvaco TCAD
- 2. HDL Languages- Verilog, VHDL
- 3. Simulation Tools-Modelsim 5.7f, Proteus, Multisim
- 4. Languages -C, Assembly, Embedded C, Python
- 5. Productivity Tools- Microsoft Office, Excel



SPECIALIZED TRAINING COURSES ATTENDED-

Sr. No.	Course Title	Duration	Venue	Sponsored/ Approved by
1.	Induction Phase-I	01/02/2016 to 12/02/2016	NITTTR Extension centre, Pune	NITTTR,Bhopal
2.	VLSI Design And Embedded system Design	04/07/2016 to 08/07/2016	NITTTR Extension centre, Pune	NITTTR,Bhopal
3.	NBA-Program Accreditation guidelines and quality management	25/07/2016 to 29/07/2016	NITTTR Extension centre, Pune	NITTTR,Bhopal
4.	Induction Phase-II	26/12/2016 to 06/01/2017	NITTTR Extension centre, Pune	NITTTR,Bhopal
5.	2G and 3G	22/05/2017 to 26/05/2017	NITTTR ,Chandigarh	NITTTR ,Chandigarh
6.	Foundation Training	14/11/2022 to 25/12/2022	Yashada, Pune	DTE,Mumbai
7.	Enhancing quality in Technical Education through outcome-based education policy and awareness to NBA	06/02/2023 to 10/02/2023	G P Khamgaon	DTE,Mumbai

WORKSHOP/ COMPETITION ORGANISZED/ FDP ARRANGED

- 1. Arduino Workshop developed by IIT Mumbai, conducted for faculty and students.
- 2. State level paper presentation for diploma students.
- 3. Technical quiz/project competitions organized for polytechnic students.
- 4. Organized One week FDP on "Design and Development of Microstrip Patch Antennas and Wearable Antennas for Wireless Communication"

PAPERS/JOURNALS PUBLISHED IN NATIONAL & INTERNATIONAL CONFERENCE:

- Dinesh B.Borude, Prof.S.V.Verma, "FPGA Implementation of 8- Bit RISC CPU for performance Analysis" International Journal of Engineering Sciences vol.5(2), pp.38-42,2013
- Dinesh B.Borude, Prof.S.V.Verma, "FPGA Implementation Of 16 Bit RISC CPU And Performance Analysis" International Journal Of Research Publications In Engineering And Technology [IJRPET] ISSN: 2454-7875, Volume 2, Issue 12, pp.21-24 Dec. -2016

EXPERT LECTURES/TALKS

- Delivered Expert lecture on "Arduino Basics" to the Diploma students of government Polytechnic, Nandurbar.
- Delivered Expert lecture in two days workshop conducted by DVET board for ITI faculties on "Microprocessors and Microcontrollers"

WORK DONE AT INSTITUTE/ONORGANIZATIONAL LEVEL

- Developed Lab Manuals for various courses like Microcontroller, C-programming, Basic Electronics and Embedded System.
- 2. Development of Microcontroller/Digital Electronics Trainer kits for practicals.
- Involved in various committees assigned by Regional Office Nashik, RBTE Aurangabad, DTE(MS), MSBTE.
- 4. Working as Departmental coordinator for establishing E-yantra Lab at Institute level (Project by IIT Bombay) sponsored by MSBTE.
- 5. Developed the curriculum of various courses of Autonomous Institute.

CONTRIBUTION TO SOCIETY

- Worked as/working as Centre/Venue officer for MPSC/UPSC/MBA/MMS examinations conducted by Hon. Collectorate office Nashik.
- 2. Performing duties in conduction of various elections assigned by Hon. Collectorate office Nashik.

CONSULTANCY AND OTHER WORK

1. Worked as a Technical Expert in the Technical Scrutiny/verification Committee at DTE/Institute Level as well as for various Government/Semi Government Undertakings.

SIGNATURE (Mr.Dinesh B.Borude)